|
|
@ -75,12 +75,12 @@ uVM possesses the standard issue instruction set you might expect in a simple VM |
|
|
|
|
|
|
|
|
|
|
|
Additionally some registers exist to ease computation: |
|
|
|
Additionally some registers exist to ease computation: |
|
|
|
|
|
|
|
|
|
|
|
| Register | Use | |
|
|
|
| Register | Use | |
|
|
|
| -------- | ------------------------ | |
|
|
|
| -------- | ---------------------------------- | |
|
|
|
| t0 | Temporary register 0 | |
|
|
|
| t0 | Temporary _integer_ register 0 | |
|
|
|
| t1 | Temporary register 1 | |
|
|
|
| t1 | Temporary _integer_ register 1 | |
|
|
|
| t2 | Temporary register 2 | |
|
|
|
| t2 | Temporary _integer_ register 2 | |
|
|
|
| cf | Comparison flag register | |
|
|
|
| cf | Comparison flag register | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
As I learn more about VM development this instruction set will likely become much more robust. |
|
|
|
As I learn more about VM development this instruction set will likely become much more robust. |
|
|
|